发现好公司 发现好客户

芯祥科技 ee 招聘(工资待遇要求)

芯祥科技 ee 薪酬区间: 50K - 50K,其中100%的岗位拿¥50K以上-50K以上
芯祥科技 ee 薪酬区间:50K-50K,最多岗位拿 50K以上,取自近一年 10 个相关岗位,截至 2026-11-07
¥50K以上-50K以上
100%的岗位拿

说明:岗位平均工资是以企业发布的招聘岗位为分析依据,建议结合职位类型及学历地区经验等查看。

芯祥科技 ee 历年工资变化

说明:数据取决于当年在线职位薪酬样本,并不能完全代表企业内部真实情况。仅供参考。

招聘学历要求:硕士最多

芯祥科技 ee 需要什么学历? 硕士占比最多,占100%

按学历统计

芯祥科技 ee 工资按学历统计,硕士工资¥50.0K。

招聘经验要求:5-10年最多

芯祥科技 ee 需要什么经验? 5-10年占比最多,占100%

按经验统计

芯祥科技 ee 工资按经验统计,5-10年工资¥50.0K。

芯祥科技 ee 招聘地区:主要分布在上海,北京

芯祥科技 ee 在哪些城市有办公地点? 主要分布如下:上海占60%,想知道其他城市分别占比多少?请点击该模块查看,统计依赖近一年招聘职位,仅供参考。

芯祥科技 ee 历年需求趋势

芯祥科技 ee 历年招聘量变化

芯祥科技 ee 是做什么的

取自芯祥科技近一年相关招聘职位
  • Analog Design Engineer (SeniStaff), Signal Chain

    上海 | 5-10年 | 硕士以上 | 2026-02-22
    80-100k·15薪
    Role & Responsibilities:
    • Discussion of specification needs with system engineers translating
    customer requirements design requirements
    • Perform conceptual studies architecture reviews
    • Creation of building-block specifications to implement transistor-level designs
    • Implementation of design-for-test concepts in collaboration with test,
    validation, verification, digital design engineers
    • Transistor-level design of analog circuits, e.g. Amplifiers/OPAMP circuits,
    ADCs/DACs, Bandgaps & Bias Circuits, Temperature Sensor, Oscillators
    • Setup of mixed-signal testbenches to ensure block-level specifications are
    met
    • Thorough documentation of testbench verification results
    • Lead participate in design specification reviews
    • Monitoring supervision of the IC layout to minimize parasitic effects
    • Presentation discussion of circuit implementation simulation results
    Requirements & Qualifications:
    • Master degree with majin EE at least 5+ years of experience
    • Expertise strong hands-on experience in transistlevel analog design
    • Experience a proven track record of bringing your designs to production
    • Understanding of device level operation & physics
    • Knowledge of low power design high voltage analog circuit design
    experience & knowledge of BCD/HV processes
    • Good understanding of layout considerations feither high precision analog
    applications ability to oversee the same
    • Experience in analog/mixed-signal co-simulations & analog verification
    • Experience in lab evaluation of initial silicon data analysis
    • Strong analytical problem-solving skills
    • Strong written verbal communication skills
    更多
  • Digital Design Engineer (SeniStaff)

    北京 | 5-10年 | 硕士以上 | 2026-02-22
    80-100k·15薪 򀀩
  • Analog Design Engineer (SeniStaff), Power Management

    上海 | 5-10年 | 硕士以上 | 2026-02-22
    80-100k·15薪 򀀩
  • Analog Design Engineer (SeniStaff), Power Management

    北京 | 5-10年 | 硕士以上 | 2026-10-05
    80-100k·15薪 򀀩
  • Analog Design Engineer (SeniStaff), Signal Chain

    上海 | 5-10年 | 硕士以上 | 2026-10-05
    80-100k·15薪 򀀩
  • Digital Design Engineer (SeniStaff)

    北京 | 5-10年 | 硕士以上 | 2026-10-05
    ? 򀀩

合肥 ee 招聘工资待遇

更多
合肥 ee 工资多少?拿20-30K工资占比最多
特殊教育
客服
由百度提供